

04-06-07

JW

PATENT

Docket No. MTI-31608

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Hock Chuan Tan, et al.
 Serial No. : 10/068,159
 Filing Date : February 5, 2002
 For : Stacked Die in Die BGA Package
 Group Art Unit : 2818
 Confirmation No. : 8043
 Examiner : Thao P. Le

**CERTIFICATION UNDER 37 CFR 1.8(a) and 1.10**

I hereby certify that, on the date shown below, this correspondence is being deposited with the United States Postal Service in an envelope addressed to the Commissioner for Patents, Mail Stop Issue Fee, P.O. Box 1450, Alexandria, VA 22313-1450 as "Express Mail Post Office to Addressee" Mailing Label No. EV40508409645

Date: April 5, 2007

Commissioner for Patents
 P.O. Box 1450
 Alexandria, VA 22313-1450

**COMMUNICATION RE. CLAIM FOR FOREIGN PRIORITY
 AND TRANSMITTAL OF CERTIFIED COPY**

Sir:

The Examiner is thanked for the courtesies extended to the undersigned Attorney for Applicant in their telephone conference of April 5, 2007.

As discussed with the Examiner, enclosed herewith are the following documents:

- 1) Copy of the **Claim for Priority** under 35 USC § 119 – filed 14 May 2002.
- 2) Copy of the **PTO-stamped return postcard** dated May 14, 2002 – indicating receipt of the Claim for Priority and certified copy of the Singapore application.
- 3) **Certified copy of the foreign application** to which priority is claimed:
 Singapore Appln. No. 200200134-5 (filed January 9, 2002).

It is noted that Applicant filed a previous Communication on March 4, 2004.

Entry of the claim for priority in the above-referenced application is requested. The Examiner is requested to telephone the undersigned Attorney if any questions should arise.

Respectfully submitted,

Kristine M. Strodthoff, Reg. No. 34,259

Dated: April 5, 2007

WHYTE HIRSCHBOECK DUDEK S.C.
 555 East Wells Street, Suite 1900
 Milwaukee, Wisconsin 53202-3819
 (414) 273-2100
 Customer No. 31870



PATENT

Attorney Docket No. MTI-31608

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Tan, Hock Chuan et al.
Serial No. : 10/068,159
Filing Date : February 5, 2002
For : Stacked Die in Die BGA Package
Group Art Unit : 2812
Confirmation No. : 8043

CERTIFICATION UNDER 37 CFR 1.8(a) and 1.10

I hereby certify that, on the date shown below, this correspondence is being:

Mailing

- ☒ deposited with the United States Postal Service in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

37 CFR 1.8(a)

37 CFR 1.10

- ☐ with sufficient postage as first class mail ☒ As "Express Mail Post Office to Addressee" Mailing Label No. EL810082451US

Transmission

- ☐ transmitted by facsimile to Fax No. _____ addressed to Examiner _____ at the US Patent and Trademark Office.

Date: May 14, 2002

[Signature]

Assistant Commissioner for Patents
Washington, D.C. 20231

**CLAIM FOR PRIORITY UNDER 35 U.S.C. § 119
AND TRANSMITTAL OF CERTIFIED COPY**

Sir:

Applicant hereby request the right of priority under 35 U.S.C. § 119 for the above-identified patent application.

The information for the priority foreign application is as follows:

Country: Singapore (Registry of Patents)

Prior Foreign Application No. 200200134-5

Foreign Filing Date: January 9, 2002 (01/09/02)

The basis for the claim for priority is the Paris Convention for the Protection of Industrial Property. Singapore is a member in the World Trade Organization (WTO).

Serial No. 10/068,159

Claim for Priority/Transmittal of Certified Copy


The claim for priority is hereby presented during the pendency of the above-identified application, and within the later of four months from the actual filing date of the application or sixteen months from the filing date of the prior foreign application, as required under 37 CFR § 1.55(a)(1)(i).

A certified copy of the foreign application is enclosed herewith, as required under 37 CFR § 1.55(a)(2).

As provided under MPEP 201.13(A) and 201.14(b), the priority claim statement is signed the Attorney for Applicant authorized to sign correspondence under 37 CFR § 1.33(b).

The Examiner is urged to telephone the undersigned Attorney for Applicant if any questions should arise.

Respectfully submitted,


Kristine M. Strodthoff
Registration No. 34,259

Dated: May 14, 2002

P.O. ADDRESS:

WHYTE HIRSCHBOECK DUDEK S.C.
111 East Wisconsin Avenue, Suite 2100
Milwaukee, Wisconsin 53202
(414) 273-2100

Customer No. 31870

**REGISTRY OF PATENTS
SINGAPORE**


This is to certify that the annexed is a true copy of following application as filed with the Registry.

Date of Filing : 09 JANUARY 2002

Application Number : 200200134-5

Applicant(s) /
Proprietor(s) of Patent : MICRON TECHNOLOGY, INC. (DW, US)

Title of Invention : STACKED DIE IN DIE BGA PACKAGE


SERENE CHAN (Ms)
Assistant Registrar
for REGISTRAR OF PATENTS
SINGAPORE

17 JANUARY 2007

The Registrar of Patents
Registry of Patents**REQUEST FOR THE GRANT OF A PATENT**
THE GRANT OF A PATENT IS REQUESTED BY THE UNDERSIGNED ON THE PRESENT APPLICATION

| | | |
|---|--|--|
| I. Title of Invention | STACKED DIE IN DIE BGA PACKAGE | |
| II. Applicant(s) (see note 2) | (a) Name | MICRON TECHNOLOGY, INC. |
| | Body Description/ Residency | INCORPORATED IN STATE OF DELAWARE, USA |
| | Street Name & Number | 8000 SOUTH FEDERAL WAY BOISE, IDAHO 83707 |
| | City | |
| | State | |
| | Country | United States of America |
| | (b) Name | |
| | Body Description/ Residency | |
| | Street Name & Number | |
| | City | |
| | State | |
| | Country | |
| | (c) Name | |
| | Body Description/ Residency | |
| | Street Name & Number | |
| City | | |
| State | | |
| Country | | |

| | | | | | | | |
|---|----------------------------|---|--|-------------|--|--|--|
| III. Declaration of Priority (see note 3) | Country/Country Designated | | File no. | | | | |
| | Filing Date | | | | | | |
| | Country/Country Designated | | File no. | | | | |
| | Filing Date | | | | | | |
| | Country/Country Designated | | File no. | | | | |
| | Filing Date | | | | | | |
| IV. Inventors (See note 4) | | | | | | | |
| (a) The applicant(s) is/are the sole/joint inventor(s). | | <input type="checkbox"/> Yes | <input checked="" type="checkbox"/> No | | | | |
| (b) A statement on Patents Form 8 & will be furnished. | | <input checked="" type="checkbox"/> Yes | <input type="checkbox"/> No | | | | |
| V. Name of Agents (if any) (See note 5) | | DREW & NAPIER LLC | | | | | |
| VI. Address for Service (See note 6) | | Block/Hse No | | Level No | | | |
| | | Unit No/PO Box | 152 | Postal Code | | | |
| | | Street Name | ROBINSON ROAD | | | | |
| | | Building Name | | | | | |
| VII. Claiming an earlier filing date under section 20(3), 26(6) or 47(4). (See note 7) | | Application No | — | | | | |
| | | Filing Date | | | | | |
| | | (Please tick in the relevant space provided): | | | | | |
| () Proceeding under rule 27(1)(a). | | | | | | | |
| Date on which the earlier application was amended = _____ | | | | | | | |
| or | | | | | | | |
| () Proceeding under rule 27(1)(b) | | | | | | | |

200200134-5

09 JAN 2002

| | | | |
|--|--|---|--------|
| VIII. Invention has been displayed at an International Exhibition (See note 8) | | <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No | |
| IX. Section 114 requirements (see note 9) | | The invention relates to and/or used a micro-organism deposited for the purposes of disclosure in accordance with section 114 with a depositary authority under the Budapest Treaty. <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No | |
| X. Check List (To be filled in by applicant or agent) | A. The application contains the following number of sheet(s):- | | |
| | 1. Request | 4 | sheets |
| | 2. Description | 17 | sheets |
| | 3. Claim(s). | 20 | sheets |
| | 4. Drawing(s). | 14 | sheets |
| | 5. Abstract. | 4 | sheets |
| | B. The application as filed is accompanied by:- | | |
| | 1. Priority document | | |
| | 2. Translation of priority document | | |
| | 3. Statement of Inventorship & right to grant | | |
| 4. International Exhibition Certificate | | | |
| XI. Signature(s) (see note 10) | Applicant (a) | DREW & NAPIER LLC DN | |
| | Date | 8 JAN 2002 | |
| | Applicant (b) | | |
| | Date | | |
| | Applicant (c) | | |
| | Date | | |
| | | | |
| | | | |

NOTES:

200200134-5

09 JAN 2002

1. This form when completed, should be brought or sent to the Registry of Patents together with the prescribed fee and 3 copies of the description of the invention, and of any drawings.
2. Enter the name and address of each applicant in the space provided at paragraph II. Names of individuals should be indicated in full and the surname or family name should be underlined. The names of all partners in a firm must be given in full. The place of residence of each individual should also be furnished in the space provided. Bodies corporation should be designated by their corporate name and country of incorporation and, where appropriate, the state of incorporation within that country should be entered where provided. Where more than three applicants are to be named, the name and address of the fourth and any further applicants should be given on a sheet attached to this Form together with the signature of each of these further applicants.
3. The declaration of priority at paragraph III should state the date of the previous filing, the country in which it was made, and indicated the file number, if available. Where the application relied upon in an International Application or a regional patent application e.g. European patent application, one of the countries designated in that application (being one falling under the Patents (Conventional Countries) Order) should be identified and the name of that country should be entered in the space provided.
4. Where the applicant or applicants is/are the sole inventor or the joint inventors, paragraph IV should be completed by making the 'YES' Box in the declaration (a) and the 'NO' Box in the alternative statement (b). Where this is not the case, the 'NO' Box in declaration (a) should be marked and a statement will be required to be filed on Patents Form 8.
5. If the applicant has appointed an agent to act on his behalf, the agent's name should be indicated in the spaces available at paragraph V.
6. An address for service in Singapore to which all documents may be sent must be stated at paragraph VI. It is recommended that a telephone number be provided if an agent is not appointed.
7. Where an application is made by virtue of section 20(3), 26(6) or 47(4), the appropriate section should be identified at paragraph VII and the number of the earlier application or any patent granted thereon identified.
8. When the applicant wishes an earlier disclosure of the invention by him at an International Exhibition to be disregarded in accordance with section 14(4)(c), then the 'YES' box at paragraph VIII should be marked. Otherwise the 'NO' box should be marked.
9. Where in disclosing the invention the application refers to one or more micro-organisms deposited with a depository authority under the Budapest Treaty, then the 'YES' box at paragraph XI should be marked. Otherwise the 'NO' box should be marked.
10. Attention is drawn to rules 90 and 105 of the Patent Rules 1995. Where there are more than three applicants, see also Note 2 above.
11. Applicants resident in Singapore are reminded that if the Registry of Patents considers that an application contains information the publication of which might be prejudicial to the defence of Singapore or the safety of the public, it may prohibit or restrict its publication or communication. Any person resident in Singapore and wishing to apply for patent protection in other countries must first obtain permission from the Singapore Registry of Patents unless they have already applied for a patent for the same invention in Singapore. In the latest case, no application should be made overseas until at least two months after the application has been filed in Singapore.

For Official Use

Application Filing Date : / /
 Request received on : / /
 Fee received on : / /
 Amount : / /
 * Cash/Cheque/Money Order No :

* Delete whichever is inapplicable

09 JAN 2002

STACKED DIE IN DIE BGA PACKAGE**FIELD OF THE INVENTION**

This invention generally relates to assembling and packaging multiple semiconductor dies, and more particularly to a stacked multiple die device and methods for fabricating the device.

BACKGROUND OF THE INVENTION

Miniaturization of wireless products such as cellular phones and handheld computers such as personal digital assistants (PDA), has driven the increased demand for smaller component footprints, which in turn increases the popularity of multi-chip stack BGA packaging. Most multi-chip packages involve stacking dies on top of each other by means of adhesive elements. However, to achieve a low package height for multi-chip stacked die packages, a significantly reduced die thickness is needed together with the use of special wire bond techniques to reduce the height of the wire bond loop height.

Thin die handling and the required special bonding techniques poses many challenges to the assembly process. FIGS. 1-3 depict conventional ways of packaging a multi-chip stacked die package. As shown in FIG. 1, one prior art package 10 includes two conventional stacked dies, the first (bottom) die 12 being surface mounted by means of an adhesive element 14 to a substrate 16, and a smaller second (top) die 18 being mounted by a second adhesive element 20 onto the active surface 22 of the bottom die 12, each of the dies being wire bonded 24 to the substrate 16. FIG. 2 illustrates a prior art stack die package 10a in which the first (bottom) die 12a is mounted to a substrate 16a in a flip chip attachment, and the second (top) die 18a is surface mounted to the inactive surface of the first die 12a by means of an adhesive element 20a and wire bonded 24a to the substrate 16a. FIG. 3 shows a prior art three-die stack BGA package 10b in which the first bottom die 12b is mounted to a substrate 16b by an adhesive element 14b, a second (middle) die 18b is mounted on the active surface 22b of the bottom die 12b by a second adhesive element 20b, and a third (top) die 28b is mounted on a spacer 30b mounted on the active surface 32b of the second (middle) die 18b, with each of the dies being wire bonded 24b to the substrate 16b.

In stacked die assemblies in which the bottom die is a flip chip, there is a limit on the minimum overall thickness of the package that can be achieved. If a solder-bumped wafer having a 150 μm bump height were to be ground to a total thickness of 150 μm to 200 μm , there would be a high occurrence of broken wafers due to the stress induced on the wafers from the bumps. Furthermore, even if the wafer does not crack, the die strength will drop significantly due to the

presence of "dimples" on the backside of the wafer. Such dimples are typical defects observed on bump wafers that are ground too thin or an inappropriate backgrinding tape is used in the process.

In addition, as depicted in FIG. 3, with multiple stacked dies, a spacer 30c is required to create the minimal clearance for the wire loop height between the second (middle) die 18b and the third (top) die 28b. This results in a higher package height, or requires ultrathin dies in order to meet the package height requirement. Thinner dies translate into a higher possibility of cracked dies during the assembly process.

In view of these and other deficiencies, improvements in stacked die modules are desirable.

SUMMARY OF THE INVENTION

The present invention provides semiconductor devices and stacked die assemblies, methods of fabricating the devices and assemblies for increasing semiconductor device density, and method of fabricating die packages of the assemblies.

In one aspect, the invention provides a stacked die assembly. In one embodiment, the stacked die assembly, comprises a first (bottom) die disposed on a substrate, a bonding element connecting bond pads on an active surface of the bottom die to terminal pads on the substrate, and a second die mounted on the bottom die. The second die has a bottom surface with a recessed edge along the perimeter of the die that provides an opening for the bonding element extending from the bond pads of the bottom die, thus eliminating the need for a spacer between the two dies to achieve sufficient clearance for the bonding element. A second bonding element connects the bond pads on the active surface of the second die to terminal pads on the substrate. Adhesive elements are typically disposed between the two dies and the bottom die and the substrate.

In another embodiment, the stacked die assembly, comprises a first (bottom) die disposed on a substrate, typically through a flip chip attachment, and having a recess formed in the upper (inactive) surface. A second die is at least partially disposed within the recess of the first die. A bonding element connects bond pads on the active surface of the second die to terminal pads on the substrate. An adhesive element can be disposed within the recess to attach the two dies. In a further embodiment of this assembly, a third die is mounted on the second die. The third die has a bottom surface with a recessed edge along the perimeter of the die that provides an opening for the bonding element extending from the bond pads of the second die, thus eliminating the need for a spacer between the two dies for clearance of the bonding element. A second bonding element connects the

bond pads on the active surface of the third die to terminal pads on the substrate. An adhesive element can be used to attach the second and third dies.

In a further embodiment, the stacked die assembly, comprises a first (bottom) die disposed on a substrate, a bonding element connecting bond pads on the active surface of the first die to terminal pads on the substrate, and a second die mounted on the bottom die. A recess is formed on the bottom surface of the first die, and an adhesive element is disposed within the recess to attach the first die to the substrate. The containment of the adhesive element in the recess rather than being disposed between the die and the substrate as a separate layer decreases the overall height of the die assembly. In an embodiment of this assembly, the second die has a recessed edge along the perimeter of the bottom surface for clearance of the bonding element extending from the bond pads of the second die, thus eliminating the need for a spacer between the two dies. Bond pads on the second die are connected to terminal pads on the substrate by a second bonding element, and an adhesive element can be used to attach the second and third dies.

In yet another embodiment, the stacked die assembly, comprises a first (bottom) die disposed on a substrate, typically through a flip chip attachment, and a second die having a recess formed in the bottom (inactive) surface. The first die is at least partially disposed in the recess of the second die, and a bonding element connects bonding pads on the second die. An adhesive element can be disposed within the recess to attach the two dies.

In another aspect, the invention provides a semiconductor package. In various embodiments, the package comprises a stacked die assembly according to the invention, at least partially encapsulated. The package can further include external contacts disposed on the second surface of the substrate for attaching the package as a component to an external electrical apparatus or device.

In another aspect, the invention provides methods of fabricating the foregoing stacked die assemblies and semiconductor packages.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings, which are for illustrative purposes only. Throughout the following views, the reference numerals will be used in the drawings, and the same reference numerals will be used throughout the several views and in the description to indicate same or like parts.

FIGS. 1-3 depict cross-sectional, side elevational views of prior art embodiments of stacked die packages.

FIG. 4 is a cross-sectional, side elevational view of an embodiment of a stacked die package according to the invention. **FIG. 5** is an enlarged partial view of the package of **FIG. 4**, showing the recessed edge and opening between the stacked dies.

FIGS. 6-11 illustrate sequential processing steps in the fabrication of the stacked die package of **FIG. 4**, according to an embodiment of a method of invention. **FIG. 6** is a bottom, perspective view of the second die of the package of **FIG. 4**, showing the removed (etched) portion of the die forming the recessed edge along the perimeter of the die. **FIGS. 7 and 9-11** are cross-sectional, side elevational views of sequential steps in the mounting of the dies. **FIG. 8** is a top plan view of a panel with multiple die packages disposed thereon.

FIG. 12 is a cross-sectional, side elevational view of another embodiment of a stacked die package according to the invention.

FIGS. 13-16 illustrate sequential processing steps in the fabrication of the stacked die package of **FIG. 12**, according to an embodiment of a method of invention. **FIG. 14** is a top, perspective view of the first (bottom) die of the package of **FIG. 12**, showing the recess formed in the die. **FIGS. 13 and 15-16** are cross-sectional, side elevational views of sequential steps in the mounting of the dies.

FIG. 17 is a cross-sectional, side elevational view of another embodiment of a stacked die package according to the invention.

FIGS. 18-19 illustrate sequential processing steps in the fabrication of a portion of the stacked die package of **FIG. 17**, according to an embodiment of a method of invention, showing the mounting of the third (top) die.

FIG. 20 is a cross-sectional, side elevational view of another embodiment of a stacked die package according to the invention.

FIGS. 21-24 illustrate sequential processing steps in the fabrication of the stacked die package of **FIG. 20**, according to an embodiment of a method of invention. **FIG. 22** is a bottom, perspective view of the first (bottom) die of the package of **FIG. 20**, showing the recess formed in the bottom surface of the die. **FIGS. 21 and 23-24** are cross-sectional, side elevational views of sequential steps in the mounting of the dies.

FIG. 25 is a cross-sectional, side elevational view of another embodiment of a stacked die package according to the invention.

FIGS. 26-29 illustrate sequential processing steps in the fabrication of the stacked die package of **FIG. 25**, according to an embodiment of a method of invention. **FIG. 26** is a bottom,

perspective view of the second (top) die of the package of FIG. 25, showing the recess formed in the bottom surface of the die. FIGS. 27-29 are cross-sectional, side elevational views of sequential steps in the mounting of the dies.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The invention will be described generally with reference to the drawings for the purpose of illustrating embodiments only and not for purposes of limiting the same. The figures illustrate processing steps for use in fabricating semiconductor devices in accordance with the present invention. It should be readily apparent that the processing steps are only a portion of the entire fabrication process.

The terms "top" and "bottom", and "upper" and "lower" are used herein for convenience and illustrative purposes only, and are not meant to limit the description of the invention inasmuch as the referenced item can be exchanged in position.

The invention advantageously reduces the overall height of stacked die packages, achieves a desirably low package profile, allows the use of thicker dies in the stack assembly to reduce the number of cracked dies, eliminate the need for a spacer between dies to provide clearance for bond wires extending from an underlying die, and reduces the number of passes required for manufacturing multiple stacked dies by eliminating the need for mounting a spacer. The invention further offers more reliable adhesion bleed out control, and the benefits increase as more dies are stacked. The method of the invention can be utilized to fabricate an assembly comprising additional stacked die layers to those of the illustrated embodiments using the described concepts herein.

In each of the described embodiments, prior to mounting the individual dies of a stacked assembly, the backside (inactive surface) of a die (wafer) can be backgrinded or otherwise processed to a desired thickness, flatness value and texture using conventional methods in the art.

Referring to FIG. 4, a first embodiment of a multiple chip die assembly package 40 according to the invention is depicted in a cross-sectional, side elevational view. The package 40 comprises a first (bottom) die 42 mounted to a support substrate 44, and a second (top) die 46 mounted on the bottom die 42. Bond pads 48a, 48b on the first and second dies 42, 44 are wire bonded 50a, 50b, respectively, to terminal pads 52a, 52b on the support substrate 44. Substrate 44 further includes external contacts 54, for example, in the form of conductive solder balls, to connect the die package 40 to an external electrical apparatus (not shown). As best seen in FIG. 5, a portion or thickness 60 (shown in phantom) along the perimeter 56 of the second (inactive) surface 58 of the

second (top) die 46 is removed (e.g., etched) to provide a recess (recessed edge) 62. The recessed edge 62 has a height (h) and provides an opening 63 for sufficient clearance of the bond wires 50a (or other connecting member such as TAB tape) extending from the bond pads 48a on the bottom die 42 to the substrate 44. This eliminates the need for a spacer (e.g., FIG. 3, 30b) between the two overlying dies to provide the necessary clearance for bond wires extending from the lower die 42, and thus achieves a lower overall package height 67. Adhesive elements 64, 66 can be utilized, respectively, to secure the bottom die 42 onto the support substrate 44, and the second (top) die 46 onto the bottom die 42.

FIGS. 6-11 illustrate an embodiment of a process flow and method for forming the stacked die package 40 of FIG. 4.

Prior to mounting, a portion or thickness of the second (inactive) surface 58 of the second (top) die 46 can be removed to form the recessed edge 62. As shown in FIGS. 5-6, a portion 60 (shown in phantom in FIG. 5) of the surface 58 has been removed along the perimeter 56 of the die. Known methods in the art can be used to selectively remove a portion 60 along the perimeter of the die 46 such that when the die 46 is subsequently mounted onto the first (bottom) die 42, the recessed edge 62 provides an opening with sufficient clearance for the bond wires 50a extending from the bottom die 42 to the support substrate 44. The recessed edge 62 can be formed using known techniques in the art, for example, a chemical wet etch or dry etch, laser ablation, or other mechanical means of reducing the bottom surface 58 of the top die 46 to a predetermined depth.

Referring now to FIGS. 7-9, the first (bottom) die 42 is mounted on a first surface 68 of the support substrate 44. The bottom die 42 comprises a first (active) surface 70 with a plurality of bond pads 48a along the periphery thereof, and a second (bottom) surface 72. As shown in FIG. 7, the bottom surface 72 of the bottom die 42 is aligned with and facing the first surface 68 of the support substrate 44 prior to assembly.

The support substrate 44 can comprise an electrically insulating polymer material such as a resin reinforced with glass fibers, for example, bismaleimide triazine (BT) resin, epoxy resins such as FR-4 or FR-5 laminates, ceramics, and polyimide resins; a metal leadframe (e.g., Alloy42 or copper); a flexible polyimide film (e.g., KAPTON from DuPont, Wilmington, Delaware, or UPILEX from Ube Industries, Ltd., Japan); among other substrates. A representative thickness of the substrate is about 50 μm to about 500 μm . As shown in FIG. 8, the support substrate 44 can be in the form of a strip or panel 74 on which multiple die packages 40 are formed, whereby the panel 74

can be singulated, for example, by cutting or shearing along an expansion slot 76, into individual packages.

Referring to FIG. 7, the bottom die 42 can be attached to the support substrate 44 by use of an adhesive element 64. The adhesive element 64 can be applied onto the bottom surface 72 of the bottom die 42 (as shown), and/or to the first surface 68 of the support substrate 44. The adhesive element 64 can comprise any suitable adhesive material known in the art, including contact adhesives, thermoplastic adhesives and thermosetting adhesives, for example, a die-attach epoxy or equivalent, or a double-sided, multi-layered adhesive tape such as polyimide film coated on both sides with adhesive. The bottom die 42 and/or the support substrate 44 can be provided in a pre-taped form with an adhesive tape attached thereto, or an adhesive element 64 can be applied to either or both of the bottom die 42 and the support substrate 44 during fabrication of a stacked die package. Many suitable adhesive application methods for liquid or gel adhesive application are known in the art, such as screen printing, roller applicator, spray, and transfer. Similarly, an adhesive tape may be applied from a dispenser and severed from a roll of tape, or applied from a transfer (carrier) film.

Referring to FIG. 9, with the first (bottom) die 42 mounted on the substrate 44, the bond pads 48a of the first (bottom) die 42 are then electrically connected to the terminal pads 52a on the support substrate 44, for example, by wire bonding (as shown) or by tape automated bonding ("TAB"). For example, ball bonds (not shown) can be thermosonically bonded to the bond pads 48a, and the bond wires 50a extended and bonded to the terminal pads 52a on the support substrate 44. In other embodiments, TAB bonding and ultrasonic bonding, as known in the art, can be used to connect the bond pads 48 and the terminal pads 52.

Referring to FIGS. 10-11, the second (top) die 46 is then mounted onto the first (active) surface 70 of the first (bottom) die 42 to form the stacked die assembly 78. The second die 46 comprises a first (active) surface 80 with a plurality of bond pads 48b along the periphery thereof, and a second (inactive) surface 58. As shown in FIG. 10, the second surface 58 of the second (top) die 46 is aligned with and facing the first surface 70 of the first (bottom) die 42 prior to assembly. The recessed edge 62 between the first (bottom) die 42 and the overlying second die 46 is sized with a height (h) to provide an opening 63 for sufficient clearance of the bond wires 50a extending from the bottom die 42 to the support substrate 44.

The second (top) die 46 can be attached to the bottom die 42 by means of an adhesive element 66, for example, a tape or die-attach adhesive as described with reference to adhesive element 64. The first (bottom) die 42 and/or the second (top) die 46 can be provided in a pre-taped

form with an adhesive tape attached thereto, or an adhesive element 66 can be applied to either or both dies during mounting of the second (top) die onto the first (bottom) die.

As shown in FIG. 11, the bond pads 48b of the second (top) die 46 are then electrically connected to the terminal pads 52b on the support substrate 44, for example, by wire bonding, as shown in the illustrated example, or by TAB bonding, resulting in the wire-bonded stacked die assembly 78.

The die assembly 78 can be partially or fully encapsulated with a dielectric encapsulation material 82, typically a thermoset resin, the assembly 78 can be encapsulated using known techniques in the art, for example, screen printing, glob-top, pot molding, and transfer molding, resulting in the encapsulated stacked die package 40 depicted in FIG. 4. In one embodiment, a number of die assemblies 78 can be placed in a lower mold plate or half of an open multi-cavity mold, one assembly within each cavity, and following encapsulation, the mold plates are separated and the individual packages 40 can be singulated.

In the embodiment illustrated in FIG. 4, external contacts 54, typically in the form of conductive solder balls (or other suitable conductive material such as conductive epoxies or conductor-filled epoxies), columns, pins, and the like, are mounted on the second (bottom) surface 84 of the support substrate 44 for electrical connection of the encased die package 40 as a component to an external electrical apparatus (not shown). Examples of such electric apparatus include a PCB or other external circuitry (not shown) such as a motherboard of a computer, program logic controller (PLC), a testing apparatus, among others. The support substrate 44 typically includes a variety of conductive through-holes or vias 86 that extend through the cross-section of the substrate and establish routing of the conductive elements through the substrate 44, and further include electrically conductive metal lines or traces and pads formed on the second (bottom) surface 84 on which the external contacts 54 are mounted.

Where multiple die packages are fabricated on a panel substrate (e.g. panel 74, FIG. 8), the panel can be singulated into individual die packages 40, for example, by cutting or shearing.

Another embodiment of a multiple chip die assembly package according to the invention is depicted in a cross-sectional, side elevational view in FIG. 12. The package 40' comprises a first (bottom) die 42' mounted to a support substrate 44' in a flip chip attachment, and a second (top) die 46' mounted in a recess 88' formed in the first (upper) surface 72' of the bottom die 42'. Bond pads 48b' on the second (top) die 46' are wire bonded to terminal pads 52b' on the support substrate 44'. The substrate further includes external contacts 54' (e.g. solder balls) for connection of the die

package 40' as a component to an external electrical apparatus (not shown). The recess 88' in the bottom die 42' allows the second (top) die 46' to be inset into the bottom die 42', thus achieving a lower overall package height 67'. An adhesive element 66' can be utilized to attach the second (top) die 46' onto the bottom die 42'.

5 **FIGS. 13-16** illustrate an embodiment of a process flow and method for forming the stacked die package 40' of **FIG. 12**.

10 **FIGS. 13 and 15** depict simplified cross-sectional views of the mounting and bonding of the first (bottom) die 42' in a flip chip attachment to the substrate 44'. As shown, the first die 42' comprises a first (active) surface 70' and a second (inactive) surface 72'. The active surface 70' of the first die 42' includes a plurality of bond pads with conductive bumps 90' mounted thereon, which are arranged in a predetermined configuration. The conductive bumps 90' typically comprise a metal or alloy such as copper, silver or gold, or a conductive polymer material, and can be formed by known methods in the art, for example, electroplating, metal stud bumping by wire bonders, and stenciling. The support substrate 44' can be in a form as described, for example, with respect to the support substrate 44 (die package 40) (**FIGS. 6-11**).

15 Prior to mounting, a recess 88' can be formed in the second (inactive) surface 72' of the first (bottom) die 42', as shown in cross-section in **FIG. 13**, and in a top perspective view in **FIG. 14**. The recess 88' is sized and configured to receive the second die 46' therein in a subsequent step. The recess 88' can be formed in any suitable shape, such as square, rectangular, oval, and circular. The recess 88' can be formed to a predetermined depth and width to accommodate the placement of the second die therein using known methods in the art, for example, patterning and utilizing a chemical wet etch or dry etch, laser ablation, or other mechanical means of removing the second (inactive) surface 72' of the die. Dry etchers are commercially available, for example, from SECON, having an etch rate of 25 $\mu\text{m}/\text{min}$. for an 8-inch wafer. The recess can be formed at the wafer level, the die level (i.e., singulated die), or on a strip level after the die 42' is mounted on the substrate (e.g., strip).

20 The bottom die 42' can be mounted on the support substrate 44' by conventional flip chip methodology. As shown in **FIG. 13**, the active surface 70' of the bottom die 42' is aligned with and facing the first (upper) surface 68' of the support substrate 44' prior to assembly. Traces and electrical connections (not shown) on the first surface 68' of the support substrate 44' are configured to correspond to the configuration of bond pads and the conductive bumps 90' of the bottom die 42'. The conductive bumps 90' in the form of solder bumps can be reflowed to physically and electrically bond with the traces or other conductive elements on the first (upper) surface 68' of the support

substrate 44', or cured in the case of conductive polymer bumps, although other methods such as thermal compression can also be used. Terminal pads 52b' on the first surface 68' of the support substrate 44' are exposed along the periphery.

Referring to FIGS. 15-16, the second (top) die 46' is then mounted in the recess 88' of the bottom die 42'. The second (top) die 46' comprises a first (active) surface 80' with a plurality of bond pads 48b' along the periphery thereof, and a second (bottom) surface 58'. As shown in FIG. 15, the second (bottom) surface 58' of the second (top) die 46' is aligned with and facing the recess 88' in the second surface 72' of the bottom die 42' prior to assembly.

The second (top) die 46' can be attached to the bottom die 42' by means of an adhesive element 66'. The adhesive element 66' can be applied within the recess 88' to the recess surface 92' of the bottom die 42', and/or to the second surface 58' of the top die 46' (as shown). The adhesive element 66' can comprise any suitable adhesive material known in the art, for example, a tape adhesive or die attach adhesive, as described with respect to adhesive element 64'. The adhesive element 66' can have a thickness such that it functions as a spacer to control the degree of insertion of the second die 46' into the recess 88'. The first and/or second dies 42', 46' can be provided in a pre-taped form with an adhesive tape attached thereto, or an adhesive element 66' can be applied to either or both dies during fabrication of the stacked die package 40'. The adhesive element 66' can be applied by conventional methods known in the art.

As depicted in FIG. 16, the bond pads 48b' of the second (top) die 46' are then electrically connected to the terminal pads 52b' on the support substrate 44', for example, by wire bonding (as shown) or by TAB bonding.

The wire bonded stacked die assembly 78' can then be partially or fully encapsulated with a dielectric encapsulation material 82' using known methods in the art to form the encapsulated stacked die package 40' shown in FIG. 12.

External contacts 54' (e.g., conductive solder balls) can then be mounted on the second (bottom) surface 84' of the support substrate 44' for connecting the die package 40' to a motherboard or other electrical apparatus (not shown).

Where applicable, a panel substrate comprising a plurality of dies (e.g., FIG. 8, panel 74) can then be singulated into individual die packages 40'.

A further embodiment of a multiple chip die assembly package according to the invention is depicted in a cross-sectional, side elevational view in FIG. 17. The die package 40" incorporates features of the die packages 40, 40' depicted in FIGS. 4 and 12.

As illustrated, the package 40" comprises a first (bottom) die 42" mounted onto a support substrate 44" in a flip chip attachment, and a second (middle) die 46" at least partially received within a recess 88" in the bottom die 42", similar to the die package 40" (FIG. 12). The package 40" further comprises a third (top) die 94" mounted on the first (active) surface 80" of the second (middle) die 46", similar to the die package 40 (FIG. 4). Bond pads 48b", 48c" on the second (middle) die 46" and the third (top) die 94" are wire bonded to terminal pads 52b", 52c", respectively, on the support substrate 44". Substrate 44" further includes external contacts 54" (e.g., solder balls) for connecting the die package 40" as a component to an electrical apparatus (not shown). A portion along the perimeter of the second (inactive) surface 96" of the third (top) die 94" is partially removed to provide a recessed edge 62" to provide an opening 63" for sufficient clearance of the bond wires 50b" connecting the bond pads 48b" on the second (middle) die 46" to the substrate 44", thus eliminating the need for a spacer between the two dies 46", 94". The recess 88" in the bottom die 42" allows the second (middle) die 46" to be inserted (nested) therein. The recess features 62", 88" advantageously combine to achieve a lower overall package height 67" Adhesive members 66", 98" can be utilized, respectively, to attach the second (middle) die 46" to the bottom die 42", and the third (top) die 94" to the second (middle) die 46".

The stacked die package 40" of FIG. 17 can be fabricated utilizing the process steps described above in fabricating packages 40, 40'.

Prior to mounting, the recesses 88", 62" can be formed in the first (bottom) die 42" and the third (top) die 94", respectively.

A recess 88" can be formed in the second (inactive) surface 72" of the bottom die 42", as described with respect to die 42' (package 40) and as depicted in FIGS. 13-14. The recess 88" is sized and configured to receive the second (middle) die 46" therein in a subsequent step, and can be suitably shaped to correspond with the shape of the second die.

A recessed edge 62" along the perimeter 56" of the second (inactive) surface 58" of the third (top) die 94" can be formed as described previously for the second die 46 of package 40 and as depicted in FIGS. 4-6. A portion 60" of the third (top) die 94" is removed along the second (bottom) surface 58" to provide a recessed edge 62".

Similar to the mounting of the first die 42' on the substrate 44' shown in FIGS. 13 and 15, the first (bottom) die 42" is mounted on a support substrate 44" using flip chip technology, with the terminal pads 52a", 52b" on the surface of the support substrate 44" exposed along the periphery.

The second (middle) die 46" is then mounted in the recess 88" of the bottom die 42", as depicted in FIGS. 15-16. The second die 46" comprises a plurality of bond pads 48b" on a first (active) surface 80", and a second (bottom) surface 58". The bottom surface 58" of the second die 46" is mounted onto the recess surface 92" of the bottom die 42" by means of an adhesive element 66", such as a tape or die-attach adhesive as described with respect to adhesive element 64. The dies 42", 46" can be pre-taped or an adhesive element 66" can be applied to the surface of either or both dies during fabrication of the package.

The bond pads 48b" of the second die 46" are then electrically connected to the terminal pads 52b" on the support substrate 44", for example, by wire bonding or by TAB binding, resulting in a structure similar to that shown in FIG. 16.

Referring now to FIG. 18, the third (top) die 94" can then be mounted on the second (middle) die 46" similar to the mounting of the second die 46 on the bottom die 42 shown in FIGS. 10-11. The third (top) die 94" is mounted onto the first (active) surface 80" of the second die 46" to form the stacked die assembly 78", as depicted in FIG. 19. The third (top) die 94" comprises a first (active) surface 100" with a plurality of bond pads 48c" along the periphery thereof, and a second surface 96" with recessed edge 62". As shown in FIG. 18, the second surface 96" of the third (top) die 94" is aligned with and facing the first (active) surface 80" of the second (middle) die 46" prior to assembly.

The third (top) die 100" can be attached to the second die 46" by means of an adhesive element 98", for example, a tape or die attach adhesive, as described hereinabove with respect to adhesive element 64. The dies 46", 100" can be provided in a pre-taped form or an adhesive element 98" can be applied to either or both dies during mounting of the third die 94" onto the second die 46". The recessed edge 62" of the third (top) die 94" has a height (h") to provide an opening 63" with sufficient clearance for the bond wires 50b" extending from the second die 46" to the support substrate 44".

Referring to FIG. 19, the bond pads 48c" of the third (top) die 94" are then electrically connected to the terminal pads 52c" on the support substrate 44", for example, by wire bonding or TAB bonding.

The die assembly 78" can be partially or fully encapsulated resulting in the die package 40" depicted in FIG. 17. External contacts 54" in the form of conductive solder balls (or other suitable conductive material or form) are mounted on the second (bottom) surface 84" of the support

substrate 44" to provide electrical connection of the die package 40" to an electrical apparatus (not shown). Thereafter, a multi-die panel can be singulated into individual die packages.

Referring to FIG. 20, another embodiment of a multiple chip die assembly package according to the invention is depicted in a cross-sectional, side elevational view. The package 40" comprises a first (bottom) die 42" mounted to a support substrate 44", and a second (top) die 46" mounted on the bottom die 42". As illustrated, the second die 46" is larger in size, i.e., a greater width (w) and/or length (l) than the bottom die (see FIG. 6). Bond pads 48a", 48b", on the first and second dies 42", 46" are wire bonded 50a", 50b" to terminal pads 52a", 52b" on the support substrate 44", which further includes external contacts 54" to connect the die package 40" to an electrical apparatus. Similar to the die 46 depicted and described with respect to FIGS. 4-6, a portion of the second (inactive) surface 58" of the second (top) die 46" is removed to provide a recessed edge 62" for sufficient clearance for the bond wires 50a" mounted on the underlying bottom die 42". A cavity or recess 102" is also etched in the second (bottom) surface 72" of the bottom die 42", and is sized for receiving an adhesive element 104" therein to secure the bottom die 42" to the support substrate 44". The recess features 62", 102" combine to achieve a lower overall package height 67" for the package 40" by eliminating the need for a spacer between the top and bottom dies, and mounting the adhesive element 104" as an insert into the recess 102" in the bottom die 42" rather than as a distinct layer between the bottom die 42" and the substrate 44". In addition, the recess 102" contains a die-attach adhesive therein and limits the amount of adhesive (epoxy) bleed onto bond fingers and/or other components on the substrate adjacent to the die edge.

FIGS. 21-24 illustrate an embodiment of a method and process flow for forming the stacked die package of FIG. 20.

Prior to mounting, the recesses 102", 62" can be formed in the first (bottom) die 42" and the second (top) die 46", respectively.

As shown in FIG. 21, and in a bottom perspective view in FIG. 22, a recess 102" is formed in the second (bottom) surface 72" of the first (bottom) die 42". The recess 102" is sized and configured to receive an adhesive member 104" therein for attachment of the die 42" to the substrate 44". The recess 102" can be formed in any suitable shape, such as square, rectangular, oval, and circular. The recess 102" can be formed using known methods in the art, for example, patterning and utilizing a chemical wet etch or dry etch, mechanical drilling or punching, and laser ablation of the second surface 72" of the die 42". The recess 102" can be formed at the wafer level or the die level (i.e., singulated die).

A recessed edge 62" along the perimeter 56" of the second (inactive) surface 58" of the second (top) die 46" can be formed as described previously for the second die 46 (package 40) depicted in FIGS. 4-6. A portion of the die 46" is removed such that, when the second die 46" is then mounted onto the first die 42", the recessed edge 62" provides an opening 63" for sufficient clearance of the bond wires 50a" extending from the first die 42" to the terminal pads 52a" on the support substrate 44".

Referring to FIG. 21, the second (bottom) surface 71" of the first (bottom) die 42" is aligned with and facing the first (upper) surface 68" of the support substrate 44" prior to assembly.

The first die 42" is attached to the support substrate 44" by means of an adhesive element 104". The adhesive element 104" can be applied to the recess surface 106" of the recess 102" of the first (bottom) die 42", and/or onto the first (upper) surface 68" of the substrate 44" and aligned with the recess 102" to be received therein. The adhesive element 104" can comprise an adhesive gel or tape, as described hereinabove with respect to adhesive element 64 (package 40). The first die 44" and/or the substrate 44" can be provided in a pre-taped form, or an adhesive element 104" can be applied to the surface of either or both the first die 42" and the substrate 44" during the attachment step. The first die 42" is attached to the substrate 44" such that the terminal pads 52a", 52b" on the surface of the substrate are exposed.

Referring to FIGS. 23-24, the second (top) die 46" is then mounted onto the first (bottom) die 42" to form the stacked die assembly 78". As shown in FIG. 23, the second surface 58" of the second (top) die 46" is aligned with and facing the first (active) surface 70" of the first (bottom) die 42" prior to assembly. The second (top) die 46" can be attached to the first die by means of an adhesive element 66", for example, with a tape or die attach adhesive, as described with respect to the adhesive element 64 (die package 40). Either or both of the first and second dies 42", 46" can be provided in a pre-taped form or the adhesive element 66" can be applied to either or both dies during the mounting step.

As depicted in FIG. 24, the bond pads 48b" of the second (top) die 46" can then be electrically connected to the terminal pads 52b" on the substrate 44". The recessed edge 62" of the second (top) die 46" has a height (h") sufficient to provide an opening 63" for adequate clearance of the bonding wires 50a" extending from the second die 46" to the substrate 44".

The wire-bonded stacked die assembly 78" can be partially or fully encapsulated with an encapsulant material 82" using known techniques in the art to form the encapsulated stacked die package 40" as depicted in FIG. 20. Thereafter, external contacts 54" can be mounted on the

second (bottom) surface 84"" of the support substrate 44"" for electrical connection of the die package 40"" to an external electrical apparatus (not shown).

Singulation of a multiple die panel or strip can then be performed to provide individual die packages 40"".

Referring to FIG. 25, a further embodiment of a multiple chip die assembly package according to the invention, is depicted in a cross-sectional, side elevational view. The package 40"" comprises a first (bottom) die 42"" mounted in a flip chip attachment to a support substrate 44"", and a larger sized, second (top) die 46"" mounted on the first (bottom) die 42"". Bond pads 48b"" on the second (top) die 46"" are wire bonded 50b"" to terminal pads 52b"" on the support substrate 44"".

External contacts 54"" are mounted on the second (bottom) surface of the substrate 44"" for connecting the package 40"" to an external electrical apparatus (not shown). A portion of the second (bottom) surface 58"" of the second (top) die 46"" is removed to provide a recess 108"" for receiving the bottom die 42"" therein. The recess feature 108"" helps achieve a lower overall package height 67"" for the package 40"" by nesting the first die 42"" within the overlying second die 46"".

FIGS. 26-29 illustrate an embodiment of a method and process flow for forming the stacked die package of FIG. 25.

Prior to mounting, the recess 108"" can be formed in the second (bottom) surface 58"" of the second (top) die 46"", as shown in FIG. 25 and in a bottom perspective view in FIG. 26. The recess 108"" can be formed at the wafer level or the die level. The recess 108"" is sized and configured to receive the bottom die 42"" therein, and can be formed in any suitable shape, such as square, rectangular, oval, and circular using known techniques in the art.

As depicted in FIG. 27, the first (active) surface 70"" of the first (bottom) die 42"" is aligned with and facing the first (upper) surface 68"" of the support substrate 44"" prior to assembly. The active surface 70"" of the first die 42"" includes a plurality of bond pads with conductive bumps 90"" mounted thereon, which are arranged in a predetermined configuration. The bottom die 42"" can be mounted on the support substrate 44"" according to conventional flip chip techniques, resulting in the structure shown in FIG. 28.

The second (top) die 46"" is then mounted onto the first (bottom) die 42"" to form the stacked die assembly 78"". As shown in FIG. 28, the second surface 58"" of the second (top) die 46"" is aligned with and facing the second surface 72"" of the first (bottom) die 42"" prior to assembly. The first (bottom) die 42"" is received at least partially in the recess 108"" and can be attached to the recess surface 106"" of the second die 46"" by means of an adhesive element 66""

such as a tape or die attach adhesive as described with respect to the adhesive element 64 (die package 40). Either or both of the first and second dies 42⁰⁰⁰, 46⁰⁰⁰ can be provided in a pre-taped form, or the adhesive element 66⁰⁰⁰ can be applied to either or both dies during the mounting step.

Referring to FIG. 29, the bond pads 48b⁰⁰⁰ of the second (top) die 46⁰⁰⁰ can then be electrically connected to the terminal pads 52b⁰⁰⁰ on the substrate 44⁰⁰⁰.

Partial or full encapsulation of the die assembly 78⁰⁰⁰ can be performed using known techniques in the art to form the encapsulated package 40⁰⁰⁰ shown in FIG. 25. External contacts 54⁰⁰⁰ can then be mounted on the second (bottom) surface 84⁰⁰⁰ of the substrate 44⁰⁰⁰ to facilitate electrical connection of the component die package 40⁰⁰⁰ to an external electrical apparatus (not shown).

Individual die packages of a multiple die panel (e.g., as shown with reference to panel 74 in FIG. 8) can be separated by a singulation technique.

Comparative Example 1 and Example 2

A comparison of the package design shown in FIG. 2 (prior art) with the package design shown in FIG. 12.

| | FIG. 2 | FIG. 12 |
|---|---------|---------|
| Bottom die, thickness | 6 mils | 6 mils |
| Second die, thickness | 6 mils | 6 mils |
| Bond line, thickness | 1 mil | 1 mil |
| Slot (recess) depth | --- | 4 mils |
| Overall total thickness of the stacked dies | 13 mils | 9 mils |

By utilizing a package design according to the invention, a lower package height can be achieved using thicker dies. In addition, thicker dies can be utilized to help reduce the number of cracked dies that occur during the assembly process.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed

comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

WHAT IS CLAIMED IS:



1. A stacked die assembly, comprising:
 - at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having terminal pads located thereon, and a second surface;
 - a first die disposed on the first surface of the substrate, and comprising a first surface having a plurality of bond pads located thereon, a second surface, and a first bonding element connecting the bond pads to the terminal pads on the substrate; and
 - a second die comprising a first surface, a second surface, and a perimeter; the first surface having a plurality of bond pads located thereon; the second surface comprising a recessed edge portion along the perimeter of the die; the second die disposed on the first surface of the first die with the bond pads on the first die positioned within the recessed edge portion; the recessed edge portion having a height sufficient for clearance of the first bonding element extending from the bond pads of the first die.
2. A stacked die assembly, comprising:
 - at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having terminal pads located thereon, and a second surface;
 - a first die disposed on the first surface of the substrate; the first die comprising an active surface having a plurality of bond pads located thereon, an opposing inactive surface, and a first bonding element connecting the bond pads of the first die to the terminal pads on the substrate; and
 - a second die comprising an active surface, an opposing inactive surface, and a perimeter; the active surface having a plurality of bond pads located thereon; the inactive surface having a recessed edge portion along the perimeter of the die; the second die disposed on the active surface of the first die with the recessed edge portion providing an opening over the bond pads of the first die, the opening sufficient for passage of the first bonding element therethrough.
3. A stacked die assembly, comprising:
 - at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a surface having terminal pads located thereon;
 - a first die disposed on said surface of the substrate; the first die comprising a first surface having a plurality of bond pads located thereon, a second surface, and a first bonding element connecting the bond pads of the first die to the terminal pads on the substrate; and

a second die comprising a first surface, an opposing second surface, and a perimeter; the first surface having a plurality of bond pads located thereon; the second surface having a thickness removed along the perimeter of the die to provide a recessed edge portion; the second die disposed on the first surface of the first die with the bond pads of the first die located within the recessed edge portion; the recessed edge portion having a sufficient height for clearance of the first bonding element extending from the bond pads on the first die.

4. A stacked die assembly, comprising:

at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a surface having a plurality of terminal pads located thereon;

a first die disposed on said surface of the substrate; the first die comprising a first side having a plurality of bond pads located thereon, an opposing second side, and a first bonding element connecting the bond pads of the first die to the terminal pads on the substrate; and

a second die comprising a first side, an opposing second side, and a perimeter; the first side having a plurality of bond pads located thereon; the second side comprising a recessed edge portion along the perimeter of the die; the second die disposed on the first side of the first die with the bond pads of the first die located within the recessed edge portion of the second die, the recessed edge portion having a height sufficient for passage of the first bonding element from the bond pads of the first die therethrough.

5. The die assembly of Claim 4, further comprising: a second bonding element connecting the bond pads of the second die to the terminal pads on the substrate.

6. The die assembly of Claim 4, further comprising: at least one of an adhesive element disposed between the first die and the substrate, and an adhesive element disposed between the second die and the first die.

7. The die assembly of Claim 6, wherein the adhesive element comprises a die attach adhesive.

8. The die assembly of Claim 6, wherein the adhesive element comprises a tape adhesive.



9. The die assembly of Claim 4, wherein the second die has at least one of a length and a width greater than the first die.
10. The die assembly of Claim 4, wherein the bonding element comprises a TAB tape.
11. The die assembly of Claim 4, wherein the bonding element comprises a wire bond.
12. The die assembly of Claim 4, wherein the substrate comprises a material selected from the group consisting of bismaleimide triazine resin, epoxy resins, ceramics, and polyimide resins.
13. The die assembly of Claim 4, wherein the substrate comprises a metal leadframe.
14. The die assembly of Claim 4, being at least partially encapsulated.
15. A stacked die assembly, comprising:
at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having a plurality of terminal pads located thereon, and a second surface;
a first die disposed on the first surface of the substrate, and comprising a first surface and a second surface having a recess formed therein; and
a second die at least partially disposed within the recess of the first die.
16. A stacked die assembly, comprising:
at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having a plurality of terminal pads located thereon, and a second surface;
a first die disposed on the first surface of the substrate through a flip chip attachment, and comprising a first surface and a second surface comprising a recess; and
a second die at least partially disposed within the recess of the first die.



17. A stacked die assembly, comprising:
at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having a plurality of terminal pads located thereon, and a second surface;
a first die disposed on the first surface of the substrate through a flip chip attachment, and comprising a first surface and a second surface comprising a recess; and
a second die at least partially disposed within the recess of the first die; the second die comprising a first side having a plurality of bond pads located thereon; and an opposing second side disposed on the first die.
18. The die assembly of Claim 17, further comprising: a bonding element connecting the bond pads of the second die to the terminal pads on the substrate.
19. The die assembly of Claim 18, wherein the bonding element comprises one of a wire bond and a TAB tape.
20. The die assembly of Claim 17, further comprising: an adhesive element disposed within the recess between the second die and the first die.
21. The die assembly of Claim 17, wherein the adhesive element comprises one of a die attach adhesive, and a tape adhesive.
22. The die assembly of Claim 17, being at least partially encapsulated.
23. A stacked die assembly, comprising:
a plurality of semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having terminal pads located thereon, and a second surface;
a first die disposed on the first surface of the substrate, and comprising a first surface and a second surface having a recess formed therein; and
a second die at least partially disposed in the recess of the first die; and
a third die disposed on the second die.



24. A stacked die assembly, comprising:

a plurality of semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having terminal pads located thereon, and a second surface;

a first die disposed on the first surface of the substrate, and comprising a first surface and a second surface having a recess formed therein; and

a second die at least partially disposed in the recess of the first die, and comprising a first surface having a plurality of bond pads located thereon, an opposing second surface disposed on the first die, and a bonding element connecting the bond pads of the second die to the terminal pads on the substrate; and

a third die comprising a first surface, an opposing second surface, and a perimeter; the first surface having a plurality of bond pads located thereon; and the second surface comprising a recessed edge portion along the perimeter; the second surface of the third die disposed on the first surface of the second die whereby the recessed edge portion provides sufficient clearance for the first bonding element extending from the bond pads of the second die.

25. A stacked die assembly, comprising:

a plurality of semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having terminal pads located thereon, and a second surface;

a first die comprising a first surface disposed on the first surface of the substrate in a flip chip attachment, and a second surface having a recess, the recess having a surface; and

a second die at least partially disposed in the recess of the first die, and comprising a first surface having a plurality of bond pads located thereon, an opposing second surface disposed on the surface of the recess, and a first bonding element connecting the bond pads of the second die to the terminal pads on the substrate; and

a third die comprising a first surface, an opposing second surface, and a perimeter; the first surface having a plurality of bond pads located thereon; and the second surface comprising a recessed edge portion along the perimeter; the second surface disposed on the first surface of the second die whereby the recessed edge portion provides sufficient clearance for the first bonding element extending from the bond pads of the second die.

26. The die assembly of Claim 25, wherein the recess in the first die is substantially square or rectangular shaped.



27. The die assembly of Claim 25, wherein the recess in the first die is substantially oval or circular shaped.
28. The die assembly of Claim 25, further comprising: a second bonding element connecting the bond pads of the third die to the terminal pads on the substrate.
29. The die assembly of Claim 25, further comprising: at least one of an adhesive element disposed between the first die and the second die, and an adhesive element disposed between the second die and the third die.
30. The die assembly of Claim 25, wherein the third die has at least one of a length and a width greater than the second die.
31. The die assembly of Claim 25, being at least partially encapsulated.
32. A stacked die assembly, comprising:
at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having terminal pads located thereon, and a second surface;
a first die disposed on the first surface of the substrate; the first die comprising a first surface having a plurality of bond pads located thereon, and an opposing second surface having a recess formed therein; the first die attached to the substrate by an adhesive element disposed within the recess; and a first bonding element connecting the bond pads of the first die to the terminal pads on the substrate; and
a second die disposed on the first surface of the first die.
33. A stacked die assembly, comprising:
at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having terminal pads located thereon, and a second surface;
a first die disposed on the first surface of the substrate; the first die comprising a first surface having a plurality of bond pads located thereon, and an opposing second surface having a recess formed therein; the first die attached to the substrate by an adhesive element disposed within the



recess; and a first bonding element connecting the bond pads of the first die to the terminal pads on the substrate; and

a second die comprising a first surface, an opposing second surface, and a perimeter; the first surface having a plurality of bond pads located thereon; the second surface comprising a recessed edge along the perimeter; and the second die disposed on the first surface of the first die whereby the recessed edge provides sufficient clearance for the first bonding element extending from the first die.

34. The die assembly of Claim 33, wherein the adhesive element disposed within the recess comprises one of a die attach adhesive, and a tape adhesive.

35. The die assembly of Claim 33, further comprising: a second adhesive element disposed between the first die and the second die.

36. The die assembly of Claim 33, further comprising: a second bonding element connecting the bond pads of the second die to the terminal pads on the substrate.

37. The die assembly of Claim 33, wherein the second die has at least one of a length and a width greater than the first die.

38. The die assembly of Claim 33, being at least partially encapsulated.

39. A stacked die assembly, comprising:

at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having terminal pads located thereon, and a second surface; a first die comprising a first surface disposed on the first surface of the substrate, and an opposing second surface; and


a second die comprising a first surface having a plurality of bond pads located thereon, and a second surface having a recess formed therein; the first die at least partially disposed in the recess of the second die.



40. A stacked die assembly, comprising:
at least two semiconductor dies disposed on a substrate in a stacked arrangement; the substrate comprising a first surface having terminal pads located thereon, and a second surface;
a first die comprising a first surface disposed on the first surface of the substrate in a flip chip attachment, and an opposing second surface; and
a second die comprising a first surface having a plurality of bond pads located thereon, and a second surface having a recess formed therein, the first die at least partially disposed in the recess of the second die.
41. The die assembly of Claim 40, wherein the recess is substantially square or rectangular shaped.
42. The die assembly of Claim 40, wherein the recess is substantially oval or circular shaped.
43. The die assembly of Claim 40, further comprising an adhesive element disposed within the recess between the first and second dies.
44. The die assembly of Claim 43, wherein the adhesive element comprises one of a die attach adhesive and a tape adhesive.
45. The die assembly of Claim 40, further comprising: a bonding element connecting the bond pads of the second die to the terminal pads on the substrate.
46. The die assembly of Claim 45, being at least partially encapsulated.
47. A semiconductor die package, comprising the die assembly of Claim 1, further comprising a second bonding element connecting the bond pads of the second die to the terminal pads on the substrate, and being at least partially encapsulated.
48. The package of Claim 47, further comprising: a plurality of external contacts disposed on the second surface of the substrate.



49. The package of Claim 48, wherein the external contacts comprise a conductive solder, conductive epoxy, or conductor-filled epoxy.
50. The package of Claim 48, wherein the external contacts are in the form of balls, columns, pins, or a combination thereof.
51. A semiconductor die package, comprising the die assembly of Claim 15, being at least partially encapsulated.
52. A semiconductor die package, comprising the die assembly of Claim 24, further comprising a second bonding element connecting the bond pads of the third die to the terminal pads on the substrate, and being at least partially encapsulated.
53. A semiconductor die package, comprising the die assembly of Claim 32, being at least partially encapsulated.
54. A semiconductor die package, comprising the die assembly of Claim 39, further comprising a bonding element connecting the bond pads of the second die to the terminal pads on the substrate, and being at least partially encapsulated.
55. A method of fabricating a semiconductor device, comprising the steps of:
providing a substrate, a first die, and a second die; the substrate comprising a first surface having terminal pads located thereon, and a second surface; the first die comprising a first surface having a plurality of bond pads located thereon, and a second surface; the second die comprising a first surface, a second surface, and a perimeter, the first surface having a plurality of bond pads located thereon, and the second surface comprising a recessed edge along the perimeter of the die;
mounting the first die on the first surface of the substrate;
connecting the bond pads of the first die to the terminal pads on the substrate with a first bonding element; and
mounting the second die on the first die with the bond pads on the first die located within the recessed edge; the recessed edge having a height sufficient for clearance of the first bonding element extending from the bond pads of the first die.



56. The method of Claim 55, further comprising, prior to the mounting steps, the step of applying an adhesive element to at least one of the second surface of the first die and the first surface of the substrate, and at least one of the first surface of the first die and the second surface of the second die.

57. The method of Claim 56, wherein the adhesive element comprises a die-attach adhesive, a tape adhesive, or a combination thereof.

58. The method of Claim 56, wherein the adhesive element comprises a die-attach adhesive and is applied by one of screen printing, roller applicator, spray, and transfer.

59. The method of Claim 55, wherein at least one of the substrate, the first die, and the second die, are provided in a pre-taped form with an adhesive tape attached thereto.

60. The method of Claim 55, wherein the step of connecting the bond pads of the first die is by one of thermosonic bonding, ultrasonic bonding, and tape automated bonding.

61. The method of Claim 55, further comprising: connecting the bond pads of the second die to the terminal pads on the substrate with a second bonding element.

62. The method of Claim 61, further comprising: the step of encapsulating at least a portion of the semiconductor device to form a package.

63. The method of Claim 62, wherein the step of encapsulating is by at least one of spin-coating, glob-top, pot molding, and transfer molding.

64. The method of Claim 62, further comprising: mounting a plurality of external contacts on the second surface of the substrate.

65. A method of fabricating a semiconductor device, comprising the steps of:
providing a substrate comprising a first surface having terminal pads located thereon; and a second surface;



mounting a first die on the first surface of the substrate; the first die comprising a first surface having a plurality of bond pads located thereon, and a second surface;

connecting the bond pads of the first die to the terminal pads on the substrate with a first bonding element;

providing a second die comprising a first surface having a plurality of bond pads located thereon, a second surface, a perimeter, and a thickness;

removing a portion of the thickness from the second surface of the second die along the perimeter to form a recessed edge portion;

mounting the second die on the first die with the bond pads on the first die located within the recessed edge portion; the recessed edge portion having a height sufficient for clearance of the first bonding element extending from the bond pads of the first die.

66. The method of Claim 65, wherein the step of removing the thickness of the second die is performed using one of a chemical wet etch, dry etch, and laser ablation.

67. A method of fabricating a semiconductor device, comprising the steps of:

providing a substrate, a first die, and a second die; the substrate comprising a first surface having terminal pads located thereon, and a second surface; the first die comprising a first surface, and a second surface comprising a recess formed therein, the recess having a surface; and the second die comprising a first surface having a plurality of bond pads located thereon, and a second surface;

mounting the first die on the substrate; and

mounting the second die in the recess of the first die with the bond pads exposed.

68. The method of Claim 67, wherein the step of mounting the first die is through a flip chip attachment.

69. The method of Claim 67, wherein the step of mounting the second die comprises applying an adhesive element to at least one of the second surface of the second die and the surface of the recess.

70. The method of Claim 69, wherein the adhesive element comprises a die-attach adhesive, a tape adhesive, or a combination thereof.



71. The method of Claim 67, wherein at least one of the first die and the second die are provided in a pre-taped form with an adhesive tape attached to the surface of the recess, the second surface of the second die, or both.

72. The method of Claim 67, further comprising: connecting the bond pads of the second die to the terminal pads on the substrate with a bonding element.

73. The method of Claim 72, wherein the step of connecting the bond pads of the second die is by one of thermosonic bonding, ultrasonic bonding, and tape automated bonding.

74. The method of Claim 67, further comprising the steps of:

providing a third die comprising a first surface, a second surface, and a perimeter; the first surface having a plurality of bond pads located thereon, and the second surface comprising a recessed edge portion along the perimeter of the die; and

mounting the third die on the first surface of the second die with the bond pads on the second die located within the recessed edge portion of the third die; the recessed edge portion having a height sufficient for clearance of the first bonding element extending from the bond pads of the second die.

75. The method of Claim 72, further comprising: the step of encapsulating at least a portion of the semiconductor device to form a package.

76. The method of Claim 75, further comprising: mounting a plurality of external contacts on the second surface of the substrate.

77. A method of fabricating a semiconductor device, comprising the steps of:

providing a substrate comprising a first surface having terminal pads located thereon, and a second surface;

providing a first die comprising an active surface, a second surface, and a thickness;

removing a portion of the thickness of the first die from the second surface to form a recess having a surface;



mounting the active surface of the first die on the first surface of the substrate through a flip chip attachment; and

mounting a second die in the recess of the first die; the second die comprising an active surface having a plurality of bond pads located thereon, and a second surface disposed on the surface of the recess.

78. The method of Claim 77, wherein the step of removing the thickness of the first die is performed using one of a chemical wet etch, dry etch, mechanical drilling, punching, and laser ablation.

79. The method of Claim 77, further comprising: connecting the bond pads of the second die to the terminal pads on the substrate with a bonding element.

80. The method of Claim 77, further comprising the steps of:

providing a third die comprising a first surface, a second surface, and a perimeter; the first surface having a plurality of bond pads located thereon, and the second surface comprising a recessed edge portion along the perimeter of the die; and

mounting the third die on the second die with the bond pads on the second die located within the recessed edge portion; the recessed edge portion having a height sufficient for clearance of the first bonding element extending from the bond pads of the second die.

81. The method of Claim 77, further comprising the steps of:

providing a third die comprising an active surface having a plurality of bond pads located thereon, a second surface, a perimeter, and a thickness;

removing a portion of the thickness of the third die from the second surface and along the perimeter to form a recessed edge portion; and

mounting the third die on the second die with the bond pads on the second die located within the recessed edge portion; the recessed edge portion having a height sufficient for clearance of the first bonding element extending from the bond pads of the second die.



82. A method of fabricating a semiconductor device, comprising the steps of:

providing a substrate, a first die, a second die, and a third die; the substrate comprising a first surface having terminal pads located thereon, and a second surface; the first die comprising a first surface, and a second surface comprising a recess having a surface; the second die comprising a first surface having a plurality of bond pads located thereon, and a second surface; the third die comprising a first surface, a second surface, and a perimeter, the first surface having a plurality of bond pads located thereon, and the second surface comprising a recessed edge portion along the perimeter of the die;

mounting the first die on the first surface of the substrate;

mounting the second die in the recess of the first die with the bond pads exposed;

connecting the bond pads of the second die to the terminal pads on the substrate with a first bonding element; and

mounting the third die on the second die with the bond pads on the second die located within the recessed edge portion; the recessed edge portion having a height sufficient for clearance of the first bonding element extending from the bond pads of the second die.

83. The method of Claim 82, wherein the step of mounting the first die is through a flip chip attachment.

84. The method of Claim 82, further comprising: connecting the bond pads of the third die to the terminal pads on the substrate with a second bonding element.

85. The method of Claim 84, further comprising: the step of encapsulating at least a portion of the semiconductor device to form a package.

86. The method of Claim 85, further comprising: mounting a plurality of external contacts on the second surface of the substrate.

87. A method of fabricating a semiconductor device, comprising the steps of:

providing a substrate comprising a first surface having terminal pads located thereon, and a second surface;

providing a first die comprising an active surface, a second surface, and a thickness;



removing a portion of the thickness of the first die from the second surface to form a recess having a surface;

mounting the active surface of the first die on the first surface of the substrate;

mounting a second die in the recess of the first die; the second die comprising an active surface having a plurality of bond pads located thereon, and a second surface;

connecting the bond pads of the second die to the terminal pads on the substrate with a first bonding element; and

providing a third die comprising an active surface having a plurality of bond pads located thereon, a second surface, a perimeter, and a thickness;

removing a portion of the thickness of the third die from the second surface and along the perimeter to form a recessed edge portion; and

mounting the third die on the active surface of the second die with the bond pads on the second die located within the recessed edge portion; the recessed edge portion having a height sufficient for clearance of the first bonding element extending from the bond pads of the second die.

88. The method of Claim 87, wherein the steps of removing the thickness of the first die and the third die is performed using one of a chemical wet etch, dry etch, mechanical drilling, punching, and laser ablation.

89. The method of Claim 87, further comprising: connecting the bond pads of the third die to the terminal pads on the substrate with a second bonding element.

90. A method of fabricating a semiconductor device, comprising the steps of:

providing a substrate, a first die, and a second die; the substrate comprising a first surface having terminal pads located thereon, and a second surface; the first die comprising a first surface having a plurality of bond pads located thereon and an opposing second surface having a recess formed therein, the recess having a surface; and the second die comprising a first active surface, a second surface, and a perimeter;

attaching an adhesive element to at least one of the first surface of the substrate, and the surface of the recess;

mounting the first die on the first surface of the substrate, with the adhesive element disposed within the recess; and



connecting the bond pads of the first die to the terminal pads on the substrate with a first bonding element; and
mounting the second die on the first surface of the first die.

91. A method of fabricating a semiconductor device, comprising the steps of:
providing a substrate comprising a first surface having terminal pads located thereon, and a second surface;
providing a first die comprising an active surface, an opposing second surface, and a thickness;
removing a portion of the thickness of the first die from the second surface to form a recess having a surface;
attaching an adhesive element to at least one of the first surface of the substrate, and the surface of the recess;
mounting the first die on the first surface of the substrate, with the adhesive element disposed within the recess; and
connecting the bond pads of the first die to the terminal pads on the substrate with a first bonding element; and
mounting a second die on the active surface of the first die.

92. The method of Claim 91, wherein the step of removing the thickness of the first die is performed using one of a chemical wet etch, dry etch, mechanical drilling, punching, and laser ablation.

93. The method of Claim 91, wherein the adhesive element comprises a die-attach adhesive, a tape adhesive, or a combination thereof.

94. A method of fabricating a semiconductor device, comprising the steps of:
providing a substrate, a first die, and a second die; the substrate comprising a first surface having terminal pads located thereon, and a second surface; the first die comprising a first surface having a plurality of bond pads located thereon and an opposing second surface having a recess formed therein, the recess having a surface; and the second die comprising a first surface, a second



surface, and a perimeter, the first surface having a plurality of bond pads located thereon, and the second surface comprising a recessed edge portion along the perimeter of the die;

attaching an adhesive element to at least one of the first surface of the substrate, and the surface of the recess;

mounting the first die on the first surface of the substrate, with the adhesive element disposed within the recess; and

connecting the bond pads of the first die to the terminal pads on the substrate with a first bonding element; and

mounting the second die on the first die with the bond pads on the first die located within the recessed edge portion; the recessed edge portion having a height sufficient for clearance of the first bonding element extending from the bond pads of the first die.

95. A method of fabricating a semiconductor device, comprising the steps of:

providing a substrate comprising a first surface having terminal pads located thereon, and a second surface;

providing a first die comprising an active surface, an opposing second surface, and a thickness;

removing a portion of the thickness of the first die from the second surface to form a recess having a surface;

attaching an adhesive element to at least one of the first surface of the substrate, and the surface of the recess;

mounting the first die on the first surface of the substrate, with the adhesive element disposed within the recess; and

connecting the bond pads of the first die to the terminal pads on the substrate with a first bonding element; and

providing a second die comprising an active surface having a plurality of bond pads located thereon, a second surface, a perimeter, and a thickness;

removing a portion of the thickness of the second die from the second surface and along the perimeter to form a recessed edge portion; and

mounting the second die on the first die with the bond pads on the first die located within the recessed edge portion; the recessed edge portion having a height sufficient for clearance of the first bonding element extending from the bond pads of the first die.



96. The method of Claim 95, wherein each of the steps of forming the recess in the first die and forming the recessed edge portion on the second die, comprises one of a chemical wet etch, dry etch, and laser ablation.

97. The method of Claim 95, further comprising: connecting the bond pads of the second die to the terminal pads on the substrate with a second bonding element.

98. The method of Claim 97, further comprising: the step of encapsulating at least a portion of the semiconductor device to form a package.

99. A method of fabricating a semiconductor device, comprising the steps of:
providing a substrate, a first die, and a second die; the substrate comprising a first surface having terminal pads located thereon, and a second surface; the first die comprising an active surface, and a second surface; the second die comprising an active surface having a plurality of bond pads located thereon, and a second surface having a recess formed therein, the recess having a surface;
mounting the first die on the first surface of the substrate; and
mounting the second die on the first die whereby the first die is at least partially received within the recess of the second die.

100. The method of Claim 99, wherein the step of mounting the second die comprises applying an adhesive element to at least one of the first surface of the first die, and the surface of the recess of the second die.

101. The method of Claim 99, wherein the step of mounting the first die is through a flip chip attachment.

102. The method of Claim 99, further comprising: connecting the bond pads of the second die to the terminal pads on the substrate with a bonding element.



103. The method of Claim 102, further comprising: the step of encapsulating at least a portion of the semiconductor device to form a package.

104. A method of fabricating a semiconductor device, comprising the steps of:

providing a substrate comprising a first surface having terminal pads located thereon, and a second surface;

mounting a first die on the first surface of the substrate, the first die comprising an active surface and an opposing second surface;

providing a second die comprising an active surface, an opposing second surface, and a thickness;

removing a portion of the thickness of the second die from the second surface to form a recess having a surface;

mounting the second die on the first die whereby the first die is at least partially received within the recess of the second die.

105. The method of Claim 104, wherein the step of mounting the first die is through a flip chip attachment.

106. The method of Claim 104, further comprising: connecting the bond pads of the second die to the terminal pads on the substrate with a bonding element.

107. The method of Claim 104, further comprising, prior to mounting the second die, attaching an adhesive element to at least one of the surface of the recess, and the surface of the first die.

108. The method of Claim 104, wherein the step of removing the thickness of the second die comprises one of a chemical wet etch, dry etch, mechanical drilling, punching, and laser ablation.

109. A method of fabricating a semiconductor device, comprising the steps of:

providing a substrate comprising a first surface having terminal pads located thereon, and a second surface;

providing a first die comprising an active surface and an opposing second surface;



mounting the active surface of the first die on the first surface of the substrate through a flip chip attachment;

providing a second die comprising an active surface, an opposing second surface, and a thickness;

removing a portion of the thickness of the second die from the second surface to form a recess having a surface;

attaching an adhesive element to at least one of the surface of the recess, and the second surface of the first die; and

mounting the second die on the first die whereby the first die is at least partially received within the recess of the second die.

110. The method of Claim 109, further comprising: connecting the bond pads of the second die to the terminal pads on the substrate with a bonding element.

111. The method of Claim 110, further comprising: the step of encapsulating at least a portion of the semiconductor device to form a package.



ABSTRACT

Semiconductor devices and stacked die assemblies, and methods of fabricating the devices and assemblies for increasing semiconductor device density are provided.




FIG. 1
PRIOR ART






FIG. 2
PRIOR ART






FIG. 5









FIG. 6








FIG.12






FIG.13

7/14







FIG. 17

9/14




FIG. 18










FIG. 19










FIG. 26




FIG. 27

